The next inclusion in the industrial ASIC design flow is going to be automatic timing exception generation (ATEG). The current manual and reactive approach of identifying timing exceptions and doing timing clos
Xie, X. et al., “Design of robust-path-delay-fault-testable combinational circuits by Boolean space expansion”, IEE, 1992 International Conference on Computer Design: VLSI in Computers and Processors, Oct. 1992, pp. 482-485. USPTO U.S. Appl. No. 11/054,903, Image File Wrapper printe...
VLSI Design, vol. 6, No. 2, Feb. 1985, pp. 86-91 entitled "Path-Delay Computation Algorithms for VLSI Systems". IEEE Internatoinal Test Conference Proceedings 19-21 Nov. 1985, pp. 334-341 entitled "The Error Latency of Delay Faults in Combinations and Sequential Circuits". Attorney...
et al., “A Gate-Array-Based 666MHz VLSI Test System”, IEEE International Test Conference, Paper 21.1, 1995, pp. 451-458. Ko, U. et al., “A 30-ps Jitter, 3.6-&mgr s Locking, 3.3-Volt Digital PLL for CMOS Gate Arrays”, IEEE Custom Integrated Circuits Conference, 1993, pp. ...