The SystemVerilog .name port connection syntax combines the advantages of both the conciseness of ordered port connections with self-documenting code and order independence of named-port connections, eliminating the disadvantages of each of the two Verilog styles. In many Verilog netlists, especially t...
then signals can be connected to the interface instance, using either the port order connection style or the named port connection style, just as with a module instance.