FIG. 24 is a timing diagram illustrating the interleaved access of a common memory device in accordance with the present invention. FIG. 25 is a schematic diagram illustrating non-volatile sector protection for a standard programmable memory in accordance with the present invention; FIG. 26 is...