Seki. Top-down pass-transistor logic design. IEEE Jour. of Solid-State Circ., 316, June 1996.W. Al-Assadi, A. P. Jayasumana, Y. K. Malaiya, "Pass-transistor logic design", Int. J. Electron, vol. 70, pp. 739-749, 1991.
vlsi circuit design 04 pass transistor logic VLSICircuitsDesignPassTransistorLogic WangYong-sheng yswang@hit.edu.cn HarbinInstituteofTechnologyMicroelectronicsCenter Review:StaticComplementaryCMOSHITMicroelectronics Highnoisemargins VOHandVOLareatVDDandGND,respectivelyVDD Lowoutputimpedance,high In1 inputimpedance In...
In a previous article, I introduced the concept andbasic characteristics of pass-transistor logic (PTL). As the name implies, PTL uses transistors as switches that pass or block a signal; this is in contrast to the “typical” CMOS approach whereby an output node is always driven to logic ...
Ultra-low power dissipation of improved complementary pass-transistor adiabatic logic circuits based on FinFETs With the technology scaling down,low power dissipation has become one of the research focuses in the field of integrated circuit design.Various types of adiabatic logics have been invented for...
Logic synthesis for large pass-transistor circuits Pass transistor logic (PTL) can be a promising alternative to static CMOS for deep sub-micron design. In this work, we motivate the need for CAD algorithms... P Buch,A Narayan,AR Newton,... - IEEE/ACM International Conference on Computer-...
The pass-transistor mapper (PTM) is reported; this is a logic synthesis tool specifically designed for pass-transistor-based logic library that has only three basic cells. It exploits the close relationship between a binary decision diagram (BDD) representation of logic and the structure of pass-...
Recently reported logic style comparisons based on full-adder circuits claimed complementary pass-transistor logic (CPL) to be much more power-efficient than complementary CMOS. However, new comparisons performed on more efficient CMOS circuit realizations and a wider range of different logic cells, as...
The pass-transistor mapper (PTM) is reported; this is a logic synthesis tool specifically designed for pass-transistor-based logic library that has only three basic cells. It exploits the close relationship between a binary decision diagram (BDD) representation of logic and the structure of pass-...
aPseudo-NMOS, static complementary CMOS, pass-transistor logic, differential logic: logic gate design and parameters, SPICE simulation 冒充NMOS,静态补全CMOS,通过晶体管逻辑,有差别的逻辑: 逻辑门设计和参量,香料模仿[translate]
A Pass-transistor Logic Design Method for Adders and Application Examples This paper describes a pass-transistor logic (PTL) design method for adders. First, we de- sign PTL circuits with Binary Desicion Diagrams (BDDs). Then the... BY Lee,K Taki,K Uda - 情報処理学会論文誌 被引量: 0...