Process for manufacturing an electronic device including MOS transistors with salicided junctions and non-salicided resistorsof EP0975021 The manufacture process comprises the following steps in succession: depositing a gate oxide layer on a silicon substrate (2) defining a transistor area (5) and a...
US6373088B2|2002-04-16|Edge stress reduction by noncoincident layers US5208472A|1993-05-04|Double spacer salicide MOS device and method US7262108B2|2007-08-28|Methods for forming resistors for integrated circuit devices US5439846A|1995-08-08|Self-aligned method for forming contact with zero of...