The multiplexer has been designed using low-power pass transistor logic (LPPTL), which requires only six transistors. The source/drain terminals of the n-pass transistors are connected to the inputs from electrodes with dimensions of L = 45 nm and W = 120 nm. Figure 3b illustrates the ...