Eugenio Culurciello, et al., “Capacitive inter-chip data and power transfer for 3-D VLSI” IEEE Trans. Circuits Syst. II, vol. 53, No. 12, pp. 1348-1352, 2006. Geoffrey Marcus, et al., “A Monolithic Isolation Amplifier in silicon-on-isolator CMOS: Testing and Applications”, Analo...
PFN will present the highly efficient and scalable deep learning approach made possible by the new compiler at the2021 Symposia on VLSI Technology and Circuits. The new compiler can compile workloads on PyTorch, PFN’s primary deep learning framework, for fast execution on MN...