PORT(clk:IN std_logic;counter_out:OUT std_logic_vector(3 DOWNTO 0));END double_counter;ARCHITECTURE bhv OF double_counter IS SIGNAL counter:std_logic_vector(3 DOWNTO 0):=(OTHERS => '0');SIGNAL adder,rising_counter,falling_counter:std_logic_vector(3 downto 0);BEGIN PROCESS...