Since SystemVerilog design and verification engineers have already used the priority keyword in multiple designs and verification suites, we are now stuck with it. Remember, SNUG2005 Israel Rev 1.0 9 SystemVerilog's priority & unique - A Solution to Verilog's "full_case" & "parallel_case" ...