你好。我使用GTH收发器(gen3,8x,refclk 100 Mhz)生成了用于PCI Express的Virtex-7集成模块,然后我尝试模拟文件pcie3_7x_0_pipe_wrapper.v,以便将此包装器插入到另一 ...
我已将GTH收发器插入到我的项目中。当我尝试实现设计时,我有下一个严重的警告:6个网络未布线。问题网络是gt1_rxoutclk_out,gt1_txoutclk_out,gt2_rxoutclk_out,gt2 ...
69522 - JESD204 PHY (v3.4) - txoutclk / rxoutclk clocks not running Description For the JESD204 PHY (v3.4), if the "Master Channel" is set to any channel other than 1, txoutclk and rxoutclk clocks can be seen to not be running. This will only affect customers who meet the fol...
50446 - LogiCORE IP 1000BASE-X PCS/PMA or SGMII v11.3, Artix-7 - Missing TXOUTCLK BUFG Description This issue occurs with v11.3 of the 1000BASE-X PCS/PMA or SGMII core when targeting Artix FPGA 200t silicon (does not apply when targeting Artix FPGA 100t silicon). The following error ...
72322 - LogiCORE Video PHY Controller - DisplayPort - The GT clocks TXOUTCLK and RXOUTCLK are incorrectly constrained by the tool Description In a design using the DisplayPort in 4 Bytes mode, if I check the frequency of the RXOUTCLK/TXOUTCLK for the DisplayPort lanes (for example usingRep...
If a design runs into congestion errors due to clock routing, or runs out of clocking resources due to the inferred BUFHCE, the following can be done: Cores, which useonly BUFG/BUFHfor the USRCLK generation, could use the USRCLK at the TX|RXOUTCLK input of the startup FSM (--> no...
As a result, tx|rxoutclk is driving two BUFGs, one for the MMCM input and one for the check logic. This can result in shortage of BUFGs in some designs. Solution If a design runs into congestion errors due to clock routing, or runs out of clocking resources due to this additional ...
This is done through one FF for pmaresetdone which is clocked directly with tx|rxoutclk. The reset for the MMCM is only necessary when a MMCM is really used or has to be used. This reset is not used when using only BUFG/BUFH to generate the USRCLKs. The usage of tx|rxoutclk ...
71154 - JESD204 PHY v4.0 - The JESD204_PHY core txoutclk and rxoutclk pins do not have the correct frequency property set in IP Integrator when you enter an integer number as the line rate in the IP GUI Description In the JESD204 PHY GUI, if you enter the TX or RX line rate as...