- TTBR0_EL1 has the memory map from ELF (say first page mapped to PA 0x1_0001_0000, where the code is loaded) and a stack page mapped at 0x3_0000_0000 - all normal, cacheable memory. - Instruction and data caches are on. Currently TTBR registers hold physical addresses, with top...