Digital System Designs and Practices Using Verilog HDL and FPGAs @ 2008~2010, John Wiley 6-27 An n-bit Adder // define a full adder at dataflow level. module full_adder(x, y, c_in, sum, c_out); // I/O port declarations