(Windows 7, i7 2.7 GHz CPU, 16 GB RAM). In order to accelerate the simulation speed, the VerilogA and VerilogAMS models were translated into native SystemVue models, and the VHDL code was translated into C++ models by HIF Suite (EDALab) and imported into SystemVue. The execution time ...