The behavioral model of previously proposed novel sync cell and pulse synchronizer design is presentedThe behavioral model is developed using Verilog HDL. ... L Feng,C Lian,F Liang,... - IEEE-NPSS Real-time Conference 被引量: 0发表: 2012年 Phase shift keyed, pulse code modulated signal syn...
View MoreSee Less About Intel uses cookies and similar tools to enable you to make use of our website, to enhance your experience and to provide our services. We also use cookies to understand how visitors use our services so we can make improvements, and to contact you for m...