Mux Trees · Issue #1199 · chipsalliance/chisel · GitHub
immediately lowered to 2x1 mux/logic cascades? Retaining the higher level structure in the IR would allow for direct emission of Verilog case statements during codegen. This applies to tree-based (priority) enc