I am writing the program codes in Verilog HDL. Now I need for a 2 dimensional array filled up with predefined values. The size of the array should be flexible. The next declaration was set up: parameter [4:0] NUMBER_OF_TAPS = 5'd6; parameter [6:0] NUMBER_OF_PHASES = 7'd...