> > Damian Eppel (29): > soc: marvell: MDIO uio driver > soc: marvell: mvmdio_uio: lock on accessing mdio bus > soc: marvell: mvmdio_uio: paged access support > soc: marvell: cn10k SerDes diagnostics debugfs dr
both branches are merged. Bruce In message: [linux-yocto][linux-yocto v6.1] kernel code for marvell octeon on 19/03/2024 Ruiqiang Hao wrote: > Hi Bruce, > > Please help to merge code into our linux-yocto repo. > > repo: > linux-yocto > branch: > v6.1/standard/cn-sdkv5.15/octe...
- ByteFifo.getFifo (91719442 times called) The rest seems quite ok. I can decode messages coming through TCP connection. In fact messages are decoded through UDP too. But the problem is about CPU load. I suspect it is because a wrong implementation of my thread mechanism. TCP connection me...
The QorIQ LS1 family is built on Layerscape architecture, the industry's first software-aware, core-agnostic networking architecture to offer unprecedented efficiency and scale.
DPHY: CSI2_DPHY3, CSI2_DPHY5, CSI2_DPHY6 */ + int bus_type; + int mipi_enabled; /* MIPI enabled flag */ + int lane; /* ccic used lane number; 0 means DVP mode */ + int dma_burst; + int mclk_min; + int mclk_src; + int mclk_div; + int (*init_clk)(struct device...
j: 1337.9M 21066528 4.2BSD 2048 16384 1 # /usr/obj k: 5732.5M 23806528 4.2BSD 2048 16384 1 # /home p: 1.5M 0 unknown Use (A)uto layout, (E)dit auto layout, or create (C)ustom layout? [a] newfs: reduced number of fragments per cylinder group from 77200 to 76896 to ...
(TEGRA_ADMAIF_TX_FIFO_WRITE, i); + + admaif->capture_dma_data[i].addr = res->start + + CH_RX_REG(TEGRA_ADMAIF_RX_FIFO_READ, i); + + admaif->playback_dma_data[i].addr_width = 32; + + if (of_property_read_string_index(pdev->dev.of_node, + "dma-names", (i *...
R-Car H3 has USB3.0 peripheral controllers. This controller's has the following features: - Supports super, high and full speed - Contains 30 pipes for bulk or interrupt transfer - Contains dedicated DMA controller This driver doesn't support the dedicated DMAC for now. Signed-off-by: Yoshihi...
+ .fifo_size = 16, +}; + +void dw_pcm_push_tx(struct dw_i2s_dev *dev) +{ + struct snd_pcm_substream *tx_substream; + bool tx_active, period_elapsed; + + rcu_read_lock(); + tx_substream = rcu_dereference(dev->tx_substream); ...
4 @@ obj-$(CONFIG_IMX_IPUV3_CORE) += imx-ipu-v3.o -imx-ipu-v3-objs := ipu-common.o ipu-dc.o ipu-di.o ipu-dp.o ipu-dmfc.o ipu-smfc.o +imx-ipu-v3-objs := ipu-common.o ipu-csi.o ipu-dc.o ipu-di.o ipu-dp.o \ + ipu-dmfc.o ipu-ic.o ipu-smfc.o diff --...