Libor jpeyron Members 5.8k 171 LocationPullman PostedOctober 30, 2018 Hi@libor, If you only have the Zynq processor in your block design you will need to connect the FCLK_CLK0 to the M_AXI_GP0_ACLK as I have done in the attached screen shot. Please attach a screen shot of your...