Replace <library-name> by the library to compile open-logic sources into (olo for VHDL, default for Verilog) Open the project in Efinity again. You should now see all Open Logic sources being added. In case you do not need all open-logic files and you don't want to clutter the projec...