module Conv_unsign_sign#( parameter bits = 16 , parameter filter_size = 25 , parameter filter_size_2 = 5 ) ( //system clock input clk_in , input rst_n , //feature map input & bias & weight input signed [bits-1:0] data_in , input signed [(bits<<1)-1:0] bias , input...