It is known that the structure of an interrupt controller based on AXI bus is shown in the following figure. It has an interrupt status register ISR, an interrupt enable register IER, an interrupt acknowledge register IAR, a main interrupt enable registe