for a package plane except that a specific resistance maximum is defined. 2. Verification of and Testing with Low-Parasitic Simulators. These changes add a test to determine when a tester has sufficiently low parasitics to allow the elimination of certain “pin ...