DRAM cache is adopted for improving the performance and mitigating the endurance of PCM-based main memory [36–38]. The main memory has 4 channels in total, with 2 ranks per channel and 8 banks per rank. The memory controller adopts the FRFCFS-WQF scheduling proposed by previous art [39,...