Here's Exactly What You Can Do with the SystemC 2005 Standard!
SystemC shares the concept of elaboration with VHDL and Verilog. A basic concept in SystemC is the static elaboration of the module hierarchy; all module instantiation and port binding must be completed before