Hi guys, I have an output port (reg) in a module. That module is instantiated in my top level module, with that output signal as wire to a pin on
While simulating my Verilog testbench I get this error on ny inout ports. What datatypes should they be so that I don't get this error. Also I am