(vlog-2110) Illegal reference to net "<signal name>"
Due to a problem in the Quartus® II software, the ModelSim simulation software may generate this error when compiling SystemVerilog code created by the State Machine Editor. The code created by the State Mac