master rtl axis_fifo.v i2c_init.v i2c_master.v i2c_master_axil.v i2c_master_wbs_16.v i2c_master_wbs_8.v i2c_single_reg.v i2c_slave.v i2c_slave_axil_master.v i2c_slave_wbm.v tb .gitignore AUTHORS COPYING README README.md ...
146 59 2 1 year, 4 months ago verilog-i2c/56 Verilog I2C interface for FPGA implementation 145 65 0 2 months ago Kryon/57 FPGA,Verilog,Python 142 61 4 1 year, 6 months ago verilog-uart/58 Verilog UART 137 53 2 6 months ago sha256/59 Hardware implementation of the SHA-256 cryptograp...
Files master Sign in to see the full file tree. rtl i2c_slave.v Latest commit Cannot retrieve latest commit at this time. History History
design_files:in this dir, upload your design files whihc are waited to be synthsised for example, I2C_master.v, I2C_slave.v; library_files:in this dir, upload the stand library files (.db) or you can just remenber the stand library path which will be used after; script:in this dir...
I2C UART with FIFO modular timer unit interrupt controller 32-bit GPIO port Opencores 始建于1999年,开源IP的大本营,包含CPU,通信接口,外设接口等各种数字IP core。 以verilog为主,也包含部分vhdl代码,很多IP基于Wishbone总线接口。 代码管理基于CVS,2009年迁移到svn,也有人把代码上传到了github ...
优秀的 Verilog/FPGA开源项目介绍(十三)- I2C 优秀的 Verilog/FPGA开源项目介绍(十二)- 玩FPGA不乏味 优秀的 Verilog/FPGA开源项目介绍(十一)- SPI/SPI FLASH/SD卡 优秀的 Verilog/FPGA开源项目介绍(十)- H.264和H.265 优秀的 Verilog/FPGA开源项目介绍(九)- DP(增改版) ...
DE2_i2sound_example.rar_S2P_de2_i2sou_de2_i2sound_example_fpga音频 基于FPGA I2C总线的音频处理系统设计实现 上传者:weixin_42650811时间:2022-09-20 APB接口的I2S verilog 代码 APB接口的I2S verilog 代码 APB接口的I2S verilog 代码 上传者:drjiachen时间:2019-08-26 ...
For example: -- Transmit data on SDA when SCL is LOW if (clk_en = '1') then case i2c_fsm is when st0 => -- Idle state i2c_sda <= '1'; -- Keep SDA high i2c_busy <= '0'; i2c_done <= '0'; if (i2c_send_flag = '1')...
FPGA-vboard 是一个FPGA虚拟开发板,支持LED、拨码开关、存储器等外设,支持串口、I2C、SPI、UART等通信协议,用于FPGA学习、教学、实验等场景的可视化仿真。 开发启动 安装wails环境 执行wails dev 编译打包 安装wails环境 执行wails build Apache License Version 2.0, January 2004 http://www.apache.org/licenses/ ...
9 7 1 6 years ago apbi2c/903 APB to I2C 9 1 0 1 year, 11 months ago VerilogSHA256Miner/904 Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board. 9 7 1 2 years ago AX301/905 AX301 9 11 0 1 year, 11 months...