12. Looping For While Repeat Forever Wait 13. UDP 14. Compiler Directives 15. CMOS Gate Modeling Module 4: Synthesis of Verilog Code for synthesis Writing reusable code Module 5: Project Software Package ModelSIM Xilinx Request for Enquiry Name* Email* Number* Course* Submit VERILOG...