GitHub - sumukhathrey/Verilog_ASIC_Design: Verilog for ASIC...
Figure: Sequence Detector 1010 - Moore and Mealy; non-overlapping and overlapping state machines.// Code your design here module seq_1010(input din, clk, rst, output dout); // Parameterized state values for ease