Links A Verilog Cheat Sheet An Introduction on Verilog (PDF) 50 Mbps UART in an FPGA: my intro into Three documents from the EE183 Advanced Logic Design Lab from Stanford University. A lecture on Verilog (PDF) Verilog HDL, Why Verilog? (PDF) Quick Reference for Verilog HDL (PDF)...