Re: Variables are showing abnormal contents in Time...
Thanks. The problem was not for incorrect usage of the variable.Its for clock higher frequency , incorrect hold time and setup time of some signals. One should care about the usage of variables in VHDL. Thank