Native SystemVerilog/UVM test bench Runs natively on all major simulators Runtime JEDEC and vendor part selection Protocol and timing checks Built-in coverage model Error injection and timing exceptions Verdi p