This chip con- tains a pipeline memory that stores the sampled data for up to 6.4 µs. The pipeline memory can be adjusted in coarse timing steps of 25 ns. The digitisation timing of the ADCs can be adjusted in multiples of ∼0.1 ns so that the cen- tral sample is as close to...