Error correction and error detection related to DRAM chip failures, particularly adapted server memory subsystems. It uses x4 bit DRAM devices organized in a code word of 128 data bit words and 16 check bits (Fig 5, 54 ). These 16 check bits (Fig 5, 54) are generated in such a way ...