Part-Select of an Array in SystemVerilog ... Not supported by...
I am trying to do something very simple with SystemVerilog I have an 2-dimensional array defined as typedef logic [3:0] SR8x4 [0:7]; and I just want to do a shift operation between the unpacked elements, i.e: SR8x4[1:7] <= SR8x4[0...