SystemVerilog Assertions Handbook: ... for Dynamic and Formal...
Automated debugging of SystemVerilog assertions In the last decade, functional verification has become a major bottleneck in the design flow. To relieve this growing burden, assertion-based verification ... B K