Synchronous FIFO Verilog Code modulesync_fifo #(parameterDEPTH=8,DWIDTH=16)(inputrstn,// Active low resetclk,// Clockwr_en,// Write enablerd_en,// Read enableinput[DWIDTH-1:0]din,// Data written into FIFOoutput