bit 15 = 1 DDB Buffer Address Offset Buffer (Bank A) Buffer ((Bank B) The toggle is synchronised on the minor frame counter register, which is incremented on each minor cycle restart. • The on-board processor stores the data buffer in bank A or B depending on the number of the ...