FIG. 17 is a diagram illustrating transaction-based asymmetric packet ordering in one embodiment. FIG. 18 is a logic diagram illustrating processing by a switch that ensures packet ordering within a transaction in one embodiment. FIG. 19A is a block diagram illustrating error handling during transmi...