Gold standard for SD CARD memory device and SD Host Controller for your IP, SoC, and system-level design verification. In production since 2012 for many production designs. SD CARD Cadence Verification IP (VIP)
Saved searches Use saved searches to filter your results more quickly Cancel Create saved search Sign in Sign up Reseting focus {{ message }} mczerski / SD-card-controller Public Notifications You must be signed in to change notification settings Fork 50 Star 121 ...
All-Verilog Test bench: The SDSPI controller has a C++ model only for simulation based testing. There is no all Verilog test bench at present, nor do I have any plans to develop one. For more information, please consult the SDSPI user guide. SDIO This repository also contains a second ...
Multiblock simulation support is still lacking in the Verilog [eMMC model](bench/verilog/mdl_emmc.v). simulation when using both the Verilog [SDIO model](bench/verilog/mdl_sdio.v) and [eMMC model](bench/verilog/mdl_emmc.v)s. Multiblock commands form the basis for the DMA's operation. @...