mirrors_chipsalliance/riscv-vector-tests 代码 Wiki 统计 流水线 服务 加入Gitee 与超过 1200万 开发者一起发现、参与优秀开源项目,私有仓库也完全免费 :) 免费加入 已有帐号? 立即登录 文件 main 分支(2) 管理 管理 main sequencer-patch-1 克隆/下载 克隆/下载 HTTPS SSH SVN SVN+SSH ...
RISC-V Vector Automatic Tests Generator Prerequisite RVV Compiler Set gcc,objdump, and riscof directory's path variables in file: scripts/constants.py RISCV-ISAC RVV Support git clone https://github.com/hushenwei2000/riscv-isac-rvv cd riscv-isac-rvv git checkout vetcor # IMPORTANT!!! pip...
vlen VLEN Vector Register Length: 32, 64, 128(default), 256, 512, 1024 vsew VSEW Selected Element Width: 8, 16, 32(default), 64 Other options seen in python run.py -h Generate All Tests python generate_all.py This will use default parameter configuration to generate all integer ins...
Classify vector crypto extensions in configs. (#63) 2个月前 README Apache-2.0 RISC-V Vector Tests Generator About This repository hosts unit tests generator for the RISC-V vector extension. Features Similar toriscv-tests, simple and easy to use ...
https://bugs.openjdk.org/browse/JDK-8331704 bool CodeInstaller::pd_relocate(address pc, jint mark) { Unimplemented(); return false; } I would probably compile with "--disable-jvm-feature-jvmci", tests should be skipped if there no such support. ...