The prototype architecture is coded in VerilogHDL and simulated using Quartus-II to verify the function. Based on this prototype architecture, a low-power operator (adder and subtractor) IP, which is designed based on a full-custom design methodology, plays a role in replacing the main ...