a test generator searches for sets of inputs that result in branches or paths being covered, a finite state machine (FSM) verifier searches for inputs that lead to states where a given property is violated, and a synthesis tool searches for compositions of library components that have a speci...