Inferring true dual-port, dual-clock RAMs in Xilinx and...
| clkA | connected to signal | rise | | weA | connected to signal | high | | addrA | connected to signal | | | diA | connected to signal | | | doA | connected to signal | | --- | optimization | speed | | ---...