Accelerating Matrix Operations with Improved Deeply Pipelined Vector Reduction. IEEE Trans. Parallel Distrib. Syst. 2012, 23, 202–210. [Google Scholar] [CrossRef] Kuhara, T.; Tsuruta, C.; Hanawa, T.; Amano, H. Reduction calculator in an FPGA based switching Hub for high performance ...