A Novel Design of Octal-Valued Logic Full Adder Using Light...
Also, their results showed that the delay was reduced (up to 28%) by using binary prefix networks for calculating the carry and obtain lower power (up to 29%) by using low power encoder. Bhoi et al. [11] propose