Macro Vim - expand multiple Verilog Bus I'm trying to implement Macro to expand Verilog Bus as Vim - Macro to expand verilog bus and this is really working good for one variable. But I've got the problem because I want to implement multiple... ...