I encountered an issue while testing ModelSim version 20.1.1 (Latest) related to Verilog syntax rules. I am sharing this here to bring it to Intel's attention.I tested the behavior of nested modules in Verilog to check if the tool adheres to Verilog langu...