pcie_s10_hip_0_example_designpcie_example_design<top-level design files>pcie_example_design_tbpcie_example_design_tbDUT_pcie_tb_ip<simulator>softwareuserippcie_example_design<design components>.ip<design component 1>internal componentsimsynthpcie_example_design.qpfpcie_example_design.qsfpcie_example_d...
5qZEsTLVCGi4xDQGEje6RhfIle2MI458e6GaqstHGmqmQGGBbGPCsJFwIcj2x0zSmRP609AAi8Uq eJwEBOpNeiCm0Wd5f+bYSnE3wHsqxi2oauzkXqIYxYKlPCE8hcgWCmVlRCES7BfkggvyLWCINnbv iFLMPIVA+2EHdJ74X/+dznysuLymyTZHnPxoOaAmKo+NNo2qaOErzLR8U8c95KKzUBngh3mJyzum hMKWfn7cPnvLGs29eNysMKV0rqiSwVqIYsCrRd2byXwZ...
(filename)\n", "os.rmdir(path)\n", @@ -71,20 +73,29 @@ }, { "cell_type": "code", - "execution_count": null, + "execution_count": 1, "metadata": { "collapsed": true }, "outputs": [], "source": [ - "import urllib" + "import urllib\n", + "import urllib.request...