sequence detector_circuit_1.pdf (317.45 kB - downloaded 51 times.) Logged ejeffrey Super Contributor Posts: 3986 Country: Re: Clarification in mealy and moore design using verilog « Reply #15 on: June 28, 2023, 01:22:57 am » It's still because you are missing the idle state...